

REMARKSAmendments of Claims 13, 15 and 17

Claims 13, 15 and 17 have been amended hereby to better delineate the invention described by the present application.

Specifically, claim 13 has been amended to recite a double-gated/double-channel FIN MOSFET having vertical fin-shaped silicon-containing channel regions. Support for the double-gated/double-channel FIN MOSFET can be found on page 1, line 13, page 2, lines 27-28, page 3, lines 21, 24-25, and page 4, line 24 of the instant specification as originally filed. Support for vertical fin-shaped silicon-containing channel regions can be found on page 1, line 10, page 2, lines 4-5, and page 9, line 30 of the instant specification as originally filed.

Claim 15 has been amended to depend from claim 14 instead of claim 13, since claim 14 contains the antecedent basis for "said insulating layer" and "said SOI material" recited by claim 15.

Claim 17 has been amended to clarify that the gate dielectric is a part of the insulating film recited in claim 16.

Response to the §102 Rejection of Claims 13-20

In the July 25, 2005 Office Action, the Examiner finalized the previous rejection of claims 13-20 under 35 USC §102(b) as being allegedly anticipated by U.S. Patent No. 5,963,800 to Augusto (hereinafter "Augusto").


Applicants respectfully traverse the Examiner's rejections, for the following reasons:

Claim 13, from which claims 14-20 depend, has been hereby amended to positively recite a double-gated/double-channel FIN MOSFET that contains vertical fin-shaped silicon-containing

channel regions and a gate region that is self-aligned to the vertical fin-shaped silicon-containing channel regions.

It is well known in the art that the term "FIN" in the context of an FET structure refers to a thin fin-shaped body, which stands vertically on the substrate surface (i.e., the plane defined by this thin fin-shaped body is substantially perpendicular to the substrate surface) and functions as the channel region of the FET structure.

For example, the Semiconductor Glossary defines "FinFET" as an MOSFET that has a "fin"-like shaped body with the gate wrapped therearound (see <http://semiconductor glossary.com/?searchterm=FinFET>, as downloaded on September 13, 2005). Rahman, Design and Fabrication of Tri-Gated FinFET, 22nd Annual Microelectronic Engineering Conference (May 2004) shows an exemplary FinFET structure, which is reproduced at below for ease of reference:



In contrast, the MISFET device disclosed by the Augusto reference does not contain any vertical fin-shaped silicon-containing channel region, as positively recited by claims 13-20 of the present application. Augusto instead discloses a vertical MISFET device that has vertically arranged source, channel, and drain regions, for defining a current flow direction that is vertical to the substrate wafer (see Figure 2 of Augusto). However, nothing in Augusto teaches that the channel region of such a vertical MISFET device is a fin-shaped body that stands vertically on the substrate wafer. Therefore, the vertical MISFET device disclosed by Augusto does not constitute a FIN MOSFET within the meaning of claims 13-20 of the present application.

Further, nothing in the Augusto reference teaches either the use of a vertical fin-shaped silicon-containing channel, or the construction of a FIN MOSFET device.

Applicants' claimed invention, as defined by the amended claims 13-20, thus patentably distinguishes over the Augusto reference, by positively reciting a double-gated/double-channel FIN MOSFET that contains vertical fin-shaped silicon-containing channel regions.

CONCLUSION

Based on the foregoing, claims 13-20 as amended herein are in condition for allowance. Issue of a Notice of Allowance for the application is therefore requested. If any issues remain outstanding, incident to the formal allowance of the application, the Examiner is requested to contact the undersigned attorney at (516) 742-4343 to discuss same, in order that this application may be allowed and passed to issue at an early date.

Respectfully submitted,



Leslie S. Szivos, Ph.D.
Registration No. 39,394

SCULLY, SCOTT, MURPHY & PRESSER
400 Garden City Plaza, Suite 300
Garden City, New York 11530
(516) 742-4343 (telephone)
(516) 742-4366 (facsimile)
LSS/MY:ar

Semiconductor Glossary

1

Google Search

[Home Page](#)

[Contact Us](#)

[About Us](#)

[Enroll Now!](#)

Six Sigma
courses at
SemZone

Search for Term:

Find Term

SemZone
Knowledge On Demand

Ads by Google

Semiconductors
Market drivers, challenges & growth strategies. Call 9773047087
www.futuremarketinsights.com

Semiconductor
Free Semiconductor info from the experts at the Tech Encyclopedia
www.Tech-Encyclopedia.com

Altrabative - S.S. White
cut, abrade, deburr, ceeflash, etch, drill & restore various materials
www.altrabative.net

Semiconductor Training
Fundamental and Advanced Courses
Preview all of PTI Seminars Courses
www.pti-inc.com

SVM - Silicon Wafer
Silicon wafers & services
All grades, 2 -12 inch, large inventory
www.svm.com

Term Index	Definition
FinFET	innovative design of an MOSFET built on SOI substrate on which silicon is etched into "fin"-like shaped body of the transistor, the gate is wrapped around and over the "fin" (double-gate structure).

[Back To Top!](#)

[Back To Home!](#)

Hit Count= 2276934

Sponsored Links
<p>Aktron Single-wafer and batch immersion cleaning http://www.action.com</p> <p>Primaxx Leadership in HF vapor-phase MEMS etch-release http://www.primaxx.com</p>

Design and Fabrication of Tri-Gated FinFET

Muhammad R. Raimar.

deserve a Tri-Gated Pin Pack Effect Transistor. Not only do many good designs exist that may be improving those MOSFETs, but emerging short channel effects that the PMOS is emitting as one of those transuding diodes gate structures primarily because of the ease of manufacturing. There are no sufficient strategies in the literature in order to make the 2- or 3- or 4- or 5- or 6- or 7- or 8- or 9- or 10- or 11- or 12- or 13- or 14- or 15- or 16- or 17- or 18- or 19- or 20- or 21- or 22- or 23- or 24- or 25- or 26- or 27- or 28- or 29- or 30- or 31- or 32- or 33- or 34- or 35- or 36- or 37- or 38- or 39- or 40- or 41- or 42- or 43- or 44- or 45- or 46- or 47- or 48- or 49- or 50- or 51- or 52- or 53- or 54- or 55- or 56- or 57- or 58- or 59- or 60- or 61- or 62- or 63- or 64- or 65- or 66- or 67- or 68- or 69- or 70- or 71- or 72- or 73- or 74- or 75- or 76- or 77- or 78- or 79- or 80- or 81- or 82- or 83- or 84- or 85- or 86- or 87- or 88- or 89- or 90- or 91- or 92- or 93- or 94- or 95- or 96- or 97- or 98- or 99- or 100- or 101- or 102- or 103- or 104- or 105- or 106- or 107- or 108- or 109- or 110- or 111- or 112- or 113- or 114- or 115- or 116- or 117- or 118- or 119- or 120- or 121- or 122- or 123- or 124- or 125- or 126- or 127- or 128- or 129- or 130- or 131- or 132- or 133- or 134- or 135- or 136- or 137- or 138- or 139- or 140- or 141- or 142- or 143- or 144- or 145- or 146- or 147- or 148- or 149- or 150- or 151- or 152- or 153- or 154- or 155- or 156- or 157- or 158- or 159- or 160- or 161- or 162- or 163- or 164- or 165- or 166- or 167- or 168- or 169- or 170- or 171- or 172- or 173- or 174- or 175- or 176- or 177- or 178- or 179- or 180- or 181- or 182- or 183- or 184- or 185- or 186- or 187- or 188- or 189- or 190- or 191- or 192- or 193- or 194- or 195- or 196- or 197- or 198- or 199- or 200- or 201- or 202- or 203- or 204- or 205- or 206- or 207- or 208- or 209- or 210- or 211- or 212- or 213- or 214- or 215- or 216- or 217- or 218- or 219- or 220- or 221- or 222- or 223- or 224- or 225- or 226- or 227- or 228- or 229- or 230- or 231- or 232- or 233- or 234- or 235- or 236- or 237- or 238- or 239- or 240- or 241- or 242- or 243- or 244- or 245- or 246- or 247- or 248- or 249- or 250- or 251- or 252- or 253- or 254- or 255- or 256- or 257- or 258- or 259- or 260- or 261- or 262- or 263- or 264- or 265- or 266- or 267- or 268- or 269- or 270- or 271- or 272- or 273- or 274- or 275- or 276- or 277- or 278- or 279- or 280- or 281- or 282- or 283- or 284- or 285- or 286- or 287- or 288- or 289- or 290- or 291- or 292- or 293- or 294- or 295- or 296- or 297- or 298- or 299- or 300- or 301- or 302- or 303- or 304- or 305- or 306- or 307- or 308- or 309- or 310- or 311- or 312- or 313- or 314- or 315- or 316- or 317- or 318- or 319- or 320- or 321- or 322- or 323- or 324- or 325- or 326- or 327- or 328- or 329- or 330- or 331- or 332- or 333- or 334- or 335- or 336- or 337- or 338- or 339- or 340- or 341- or 342- or 343- or 344- or 345- or 346- or 347- or 348- or 349- or 350- or 351- or 352- or 353- or 354- or 355- or 356- or 357- or 358- or 359- or 360- or 361- or 362- or 363- or 364- or 365- or 366- or 367- or 368- or 369- or 370- or 371- or 372- or 373- or 374- or 375- or 376- or 377- or 378- or 379- or 380- or 381- or 382- or 383- or 384- or 385- or 386- or 387- or 388- or 389- or 390- or 391- or 392- or 393- or 394- or 395- or 396- or 397- or 398- or 399- or 400- or 401- or 402- or 403- or 404- or 405- or 406- or 407- or 408- or 409- or 410- or 411- or 412- or 413- or 414- or 415- or 416- or 417- or 418- or 419- or 420- or 421- or 422- or 423- or 424- or 425- or 426- or 427- or 428- or 429- or 430- or 431- or 432- or 433- or 434- or 435- or 436- or 437- or 438- or 439- or 440- or 441- or 442- or 443- or 444- or 445- or 446- or 447- or 448- or 449- or 450- or 451- or 452- or 453- or 454- or 455- or 456- or 457- or 458- or 459- or 460- or 461- or 462- or 463- or 464- or 465- or 466- or 467- or 468- or 469- or 470- or 471- or 472- or 473- or 474- or 475- or 476- or 477- or 478- or 479- or 480- or 481- or 482- or 483- or 484- or 485- or 486- or 487- or 488- or 489- or 490- or 491- or 492- or 493- or 494- or 495- or 496- or 497- or 498- or 499- or 500- or 501- or 502- or 503- or 504- or 505- or 506- or 507- or 508- or 509- or 510- or 511- or 512- or 513- or 514- or 515- or 516- or 517- or 518- or 519- or 520- or 521- or 522- or 523- or 524- or 525- or 526- or 527- or 528- or 529- or 530- or 531- or 532- or 533- or 534- or 535- or 536- or 537- or 538- or 539- or 540- or 541- or 542- or 543- or 544- or 545- or 546- or 547- or 548- or 549- or 550- or 551- or 552- or 553- or 554- or 555- or 556- or 557- or 558- or 559- or 560- or 561- or 562- or 563- or 564- or 565- or 566- or 567- or 568- or 569- or 570- or 571- or 572- or 573- or 574- or 575- or 576- or 577- or 578- or 579- or 580- or 581- or 582- or 583- or 584- or 585- or 586- or 587- or 588- or 589- or 590- or 591- or 592- or 593- or 594- or 595- or 596- or 597- or 598- or 599- or 600- or 601- or 602- or 603- or 604- or 605- or 606- or 607- or 608- or 609- or 610- or 611- or 612- or 613- or 614- or 615- or 616- or 617- or 618- or 619- or 620- or 621- or 622- or 623- or 624- or 625- or 626- or 627- or 628- or 629- or 630- or 631- or 632- or 633- or 634- or 635- or 636- or 637- or 638- or 639- or 640- or 641- or 642- or 643- or 644- or 645- or 646- or 647- or 648- or 649- or 650- or 651- or 652- or 653- or 654- or 655- or 656- or 657- or 658- or 659- or 660- or 661- or 662- or 663- or 664- or 665- or 666- or 667- or 668- or 669- or 670- or 671- or 672- or 673- or 674- or 675- or 676- or 677- or 678- or 679- or 680- or 681- or 682- or 683- or 684- or 685- or 686- or 687- or 688- or 689- or

Key Words: Pubert, Moseley, SOL in England, DEL, and Ethnic Transition.

of manufacturing using virgin wood
products

12 Silicon Oxide and (SiO) Substrate

The figure below shows the cross section of a soil profile.




Figure 1.301 Wafer

One of the crucial execution steps in manufacturing SX wafers is by using SIMOX technology. The following process steps are done to make a SX wafer [1].

- [illegible]

Unemployment:

11 Read for Fun 11


[illegible]

- **Medieval Si** thickness required, as external Si layer can be grown to provide this additional thickness [3].

From the above process steps, it is seen that the BCO height is kept fairly low, and the reason for this is that the EOX is not a good thermal conductive. Thus the heat does not dissipate properly with thick BCO.

13343 **2007**

The figure 2 below shows the fitted 3-D cross section of the FibreET.



Referring to:

Figure 2.3D Titled Cross Section of the FinFET [4]

Figure 2 above shows the 3D cross section of the FinFET. The gate overlying the fin (from y sides) is a type of 3D-gate MOSFET. The initial silicon device before patterning is the same as the bulk substrate as shown above in the 3D manufacturing. Like

the conventional planar MOS, the fin under the gate is extremely undoped. The rest of the silicon is doped with constant polarity similar to a planar MOS. If the carrier semiconductor were p-type, 100 percent SiO₂ the fin and the semiconductor would be doped with acceptor dopants. The region under the gate would remain at the doping level of the carrier material. At the exposed fin, a gas etching channel would be formed in three faces of the fin, which further will define the FinFET gate. It is not well understood that the three surfaces are getting inverted unlike single surface inversion of a planar MOSFET. The gate is high-doped n-type silicon or metal doped SiO₂, which will be discussed in the later section. Our 2D FinFET metal was crystallization

2 Theory

The FinFET is a symmetric three-gate structure. This means that both the top back and the top gates have the same work function and are tied to the same bias, so all the three surface channels are on at the same time. In this section, the mathematical modeling of the symmetric double gate MOSFET FinFET Electrostatics are first explained, which is followed by the 2D-gate theory. Solving electrostatics equations for a 3D-gate FinFET is still under investigation and no journal has been published. It will be similar to that of a 2D-gate FinFET and the only difference will be the addition of a top gate to the 2D-gate FinFET results. The modeling of the top gate in the final order will just be an addition of a function, which is the same as a planar MOSFET with the width of the Fin defining the width of the gate MOSFET. Thus for simplicity, we derive the current equations for a 2D-gate FinFET in the next subsection.

$$I_{DS} = \mu_0 q_1 \frac{dV}{dy}$$

where q_1 is the normalized inversion layer charge given by Q_{inv}/q_1 , V_0 is the quasi Fermi potential in the channel and the current flows in the positive y direction. The inversion charge in the channel can also be expressed as

$$q_1(y) = q_{10} \exp \left[\frac{(\phi(y) - V_0(y))}{V_{th}} \right]$$

where V_0 is the same as ϕ_0 or V_{th0} .

In the original modeling of reference 3 the two gates were considered to be symmetric and thus in sections 3.1 & 3.2, an identical theory is used for the 2D of the FinFET. The same can be reduced to equation (2) as shown below.

2nd Annual Nanoelectronics Engineering Conference, May 2004

2.1 Mathematical Modeling of the FinFET

Reference [5] describes initial framework of the FinFET model with given constraints and the results are applicable for any kind of double gate MOSFET. For simplicity, the literature studies are within the scope of the model. A number of constraints of the model are as follows: (1) the model is only symmetric double gate FinFET structure. Figure 2.3D shows the 3D view of the FinFET showing only the silicon fin and the two gates and Figure 2.3E is a top view schematic.




Figure 2.3D: 3D view of the FinFET structure. Figure 2.3E: Schematic of the FinFET.

Figure 2.3D: Top Down In the modeling, current for the two interfaces are calculated separately and added together. For the width side length of the FinFET, the vertical charge distribution provides a weight to form averaged sum of the contribution. Now the current at the 2 surfaces is

The drain current sum of the surfaces is given by

$$I_{DS} = 1 + \left(\frac{C_{ox1}}{C_{ox1} + C_{ox2}} \right) \quad (1)$$

An expression for current through efficiency is obtained as

$$I_{DS} = \mu_0 q_1 \frac{dV}{dy} \left(1 + \frac{C_{ox1}}{C_{ox1} + C_{ox2}} \right) \quad (2)$$

Integrating (2) from source to drain, the drain current is explicitly given by

$$I_{DS} = \frac{\mu_0 q_1}{L} \left[\phi_1 - \phi_2 - V_0 - V_1 - V_2 \right] \quad (3)$$

where ϕ_1 and ϕ_2 are the conduction band edge at the source and drain respectively. The above has modified equation (10) of reference 5 to get the simplified solution for q_1 Equation (2) below is a simplified solution for q_1 .

Notes: 33

10. Low 4/1k: Graphs: Gate Forwarding

11. After the gate was extended the population in the unimodal area was shifted using the Low 1st Quad Random Ion Emitter Emitter. The test recipe was as follows:

RF Forward Power: 15Watts

RF: 205000000

CEP: 10-30-245

Pressure: 40mTorr

Each Time: 2 minutes 10 seconds

12. Result: After the Emitter: After was done using oxygen plasma.

13. Ion Implantation for Self-Aligned Source/Drain and Gate:

Ion-implantation of phosphorus using the Varian 300 ion-implanter was done to introduce dopants into the polysilicon gate and surrounding in order to prevent shorting and implant through the implants in the Source/Drain area was done through the 80V implantation. The test recipe was as follows:

Implant Species: P31

Implant Energy: 60KeV

Implant Dose: $1 \times 10^{15} \text{ cm}^{-2}$

14. Activation of the Doped Area

Annealing the wafer at 400°C for 15 minutes in the furnace followed by rapid cool.

15. Oxide Etch

Guide to the Source/Drain area etched using Hydrofluoric Acid base etchant.

16. Aluminum Deposition

The source/drain contact area was slightly larger than the gate contact area. This was done to ensure that the gate area was covered by the aluminum. The aluminum was deposited using the CVC evaporator. The base pressure of the evaporator chamber was 422.0 Torr.

17. Low 4/1k: Graphs: Metal Pattern

Aluminum in the Source/Drain and Polysilicon contact area was etched using phosphoric acid.

18. Multilayer Etch

Wet Aluminum Etch was done in the unimodal area using phosphoric acid base etchant. The etch time was 45 seconds, which includes a 100% over-etch.

19. Screening

To make the contact points, the wafer was stored in the furnace at 450°C in forming gas ambient.

4. Electrical Results and Analysis

Electrical test were done using the Keithley 800 Semiconductor Parameter Analyzer. The electrical results

20th Annual Microelectronic Engineering Conference, May 2004

showed very poor performance. Figure 4 below shows the drain family of curves for one of the FETs.




Figure 4: Drain family of curves for a NFE1 FET.

A proper scrutiny of Figure 4 shows that current flows only at very high V_G . The current also decreases as V_D increases. All the other transistors showed similar performance. In order to further investigate the results, we took high magnification scanning electron micrographs of the devices. Figure 5 shows the SEM micrograph of the



Figure 5: SEM micrograph of the device.



Investigation of the electrical results show that there were large pin and holes in the silicon film and the source/drain areas. This pin and holes correspond to the second level test, that is the test of the Source/Drain and Gate as described in the process flow. The pin and the holes were not transferred to the other levels. Another FET device was contacted with 30 wires [3], which used low temperature oxide as a hard mask to etch the silicon film. A SEM micrograph of the device is shown in Figure 6. The device was etched using LTO mask and etched with the Source/Drain and Gate etch as shown in Figure 6.

19



ענין שבת ויום טוב

Figure 5 below shows the electrical results of the second group's carrier.




Figure 7: Electrical Resist of PnFET (6)

After investigating and analyzing the results we can say that pump must work in a sufficient rich mask. The other pumps' PUFER works because it is protected by a secure hard shell mask. The Raytheon client files and code to be formed through the box. The magnitude also transferred to the Polyflex 3 Case. As a result, the box was highly sensitive and the report, developed with the silica under the BOX. This caused Current flow from inside the Box at high V_{th}. Further Field Effect; the backscattering V_{th} reduced the current flowing under the case.

5. Conclusion

Ch620 Bass has suffered to such he should not due to its poor activity. This results in highly relative Fil. We learned that a hard mist like LWC or silicon should be used for the silicon for Exh.

9. **የግንባታ ስራዎች**

Samuel Kurlac
Bradley Curran
Sean Rommel
Yusef Akbar
Jay Cabecan
Charles Gruener
Scott Blomd
Enuse Tolson
Entire SNFL Staff

References

- [1] *Hand Analysis, FATH*. -Current Research Issues, School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907
- [2] J.D. Park, S.C. Lee, and M.V. Finkel, "Noise Cuts Structure of CPM on the MCFE, for short canals," in *IEEE Tech. Dig.*, 1992, pp.33-36
- [3] S. Wolf and R. N. Thibet, "Short Epithelial Film Growth on Silicon on Insulator, Volume 1 Silicon Processing (NIPSS-84-20)"
- [4] M. Schmitt, Edman, & S. Garret, *Daoustin* 1986
- [5] A. Frankov, "R-Current Physics, Final Double-Gate MOSFET Modeling, Minsun Chen, Y. Venn, Yung, "Ching-Hsun Lin, Jui Ho, Al N. Majeed and Chong-Jin"
- [6] Process Flow and Electrical Results, *Brooks*, Currow.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.